

Design and Comparative Analysis of Dynamic Threshold MOSFET and Sleep Transistor Configuration Based 7T SRAM Cell

Nikhil Saini¹, Naman Garg², Dr. N.P. Singh³

¹M.Tech, Embedded System Design, School of VLSI Design and Embedded Systems, National Institute of Technology, Kurukshetra, Haryana, India

²B.Tech, Electronics and Communication Engineering, National Institute of Technology, Kurukshetra, Haryana, India

³Associate Professor, Electronics and Communication Engineering Department, National Institute of Technology, Kurukshetra, Haryana, India

Abstract – Power dissipation in Static Random Access Memory (SRAM) cells has emerged as a critical design challenge with continued technology scaling into the nanometer regime. This paper presents a comprehensive comparative analysis of power reduction techniques for 7-Transistor (7T) SRAM cells, investigating five distinct configurations: basic 7T SRAM, Sleep Transistor, Dynamic Threshold MOSFET (DTMOS), DTMOS with Sleep Transistor, and Stack Transistor with Sleep Transistor. All designs are simulated using 90nm Predictive Technology Model (PTM) in LTSpice XVII at 300mV subthreshold supply voltage. Performance evaluation encompasses four critical metrics: power dissipation, propagation delay, Power Delay Product (PDP), and Energy Delay Product (EDP). Simulation results demonstrate that DTMOS combined with Sleep Transistor achieves optimal power-performance balance with 63.5% power reduction (333.83pW) and minimal propagation delay (3.84ps), yielding best-in-class PDP of 1.28fJ and EDP of 4.9aJ·s. Alternatively, Stack with Sleep configuration delivers maximum power savings of 70.4% (270.72pW) at the cost of increased delay (12.31ps), making it suitable for ultra-low-power applications with relaxed timing constraints. This comprehensive study establishes practical design guidelines for selecting appropriate low-power techniques based on application-specific power-performance requirements in battery-operated mobile devices, IoT systems, and wearable electronics.

Key Words: 7T SRAM, DTMOS, Sleep Transistor, Transistor Stacking, Power Gating, MTCMOS, Low Power VLSI, Leakage Reduction, Subthreshold Operation, Energy Delay Product

1. INTRODUCTION

Static Random-Access Memory (SRAM) occupies a pivotal role in modern VLSI systems, serving as high-speed cache memory in microprocessors, system-on-chip (SoC) designs, and embedded computing platforms. With aggressive technology scaling into the sub-100nm regime, SRAM arrays typically constitute 60–90% of total chip area in contemporary processors, making their power optimization paramount for overall system energy efficiency [1][11]. The International Technology Roadmap for Semiconductors (ITRS) identifies SRAM leakage power as one of the most critical challenges facing next-generation integrated circuit design.

Power dissipation in SRAM cells comprises two principal components: dynamic power consumed during read/write operations, and static (leakage) power dissipated during standby mode. As CMOS technology scales below 90nm, several phenomena contribute to exponential growth in leakage current: (i) reduced threshold voltage (V_{th}) to maintain acceptable drive current at lower supply voltages; (ii) thinner gate oxide resulting in increased gate tunneling leakage;

(iii) enhanced drain-induced barrier lowering (DIBL) and subthreshold swing degradation; and (iv) elevated junction leakage due to higher doping concentrations. Consequently, static power has evolved from a negligible component to often exceeding 40–50% of total chip power in advanced technology nodes [1][2].

1.1 Motivation and Problem Statement

The proliferation of battery-operated portable devices—including smartphones, tablets, wearable electronics, and Internet-of-Things (IoT) sensor nodes—has intensified the demand for ultra-low-power memory solutions. SRAM cells in these applications spend significant time in standby mode, where leakage power dominates energy consumption. Traditional 6T SRAM cells, while area-efficient, suffer from read stability issues at low voltages and exhibit substantial leakage currents. The 7T SRAM architecture, incorporating an additional transistor in the ground path, offers improved read stability and reduced read disturb noise, making it attractive for low-voltage operation.

Several circuit-level techniques have been proposed to mitigate SRAM leakage power: (i) Sleep Transistor technique (also known as power gating or MTCMOS) employs high- V_{th} devices to disconnect idle blocks from supply rails;

(ii) Dynamic Threshold MOSFET (DTMOS) dynamically modulates threshold voltage through gate-body biasing; (iii) Transistor Stacking exploits the stack effect to suppress subthreshold leakage; and (iv) hybrid combinations of these approaches. While individual techniques have been extensively investigated, comprehensive comparative analysis of their synergistic combinations in 7T SRAM configurations—particularly at the 90nm technology node operating in subthreshold regime—remains conspicuously absent in literature.

1.2 Research Contributions

This paper addresses the aforementioned research gap by presenting systematic design, implementation, and comparative evaluation of five 7T SRAM configurations employing different power reduction strategies. The primary contributions include:

Comprehensive Design Space Exploration: Design and transistor-level simulation of five 7T SRAM variants incorporating individual and hybrid power reduction techniques using industry-standard 90nm PTM models.

Multi-Metric Performance Evaluation: Rigorous assessment using four complementary metrics (power, delay, PDP, EDP) to provide holistic performance characterization encompassing energy efficiency and speed considerations.

Optimal Configuration Identification: Determination of Pareto-optimal design points balancing power reduction against performance degradation for different application scenarios.

Practical Design Guidelines: Establishment of application-specific selection criteria enabling designers to make informed trade-off decisions based on system-level power-performance requirements.

Quantitative Benchmarking: Detailed numerical comparison demonstrating up to 70.4% power reduction and 95.7% PDP improvement relative to baseline 7T SRAM implementation.

1.3 Paper Organization

The remainder of this paper is structured as follows: Section 2 reviews prior art in SRAM power reduction techniques; Section 3 describes the simulation methodology, technology parameters, and performance metrics; Section 4 presents detailed circuit-level designs of all five configurations; Section 5 discusses comprehensive simulation results and comparative analysis; and Section 6 concludes the paper with summary findings and future research directions.

2. RELATED WORK

Leakage power reduction in SRAM cells has been the subject of extensive research over the past two decades. This section reviews key contributions in individual techniques and emerging hybrid approaches.

2.1 Sleep Transistor and Power Gating Techniques

Multi-Threshold CMOS (MTCMOS), pioneered by Mutoh et al., employs high- V_{th} sleep transistors to disconnect circuit blocks from supply rails during idle periods, effectively eliminating subthreshold leakage [1][2]. Mittal [1] presented comprehensive analysis of SRAM cell leakage reduction methodologies, including Sleepy Keeper technique achieving 45% power reduction at 90nm node while maintaining data retention through keeper transistors. Selvan and Bharathi [2] reviewed multiple Circuit Technique approaches including LECTOR (LEakage ConTrol transistOR) and Stacked Sleep methods, highlighting that sleep transistor placement (header vs. footer) significantly impacts performance overhead.

Kumar and Sharma [4] proposed low-power 7T SRAM using Sleepy Stack approach, demonstrating 30% leakage reduction compared to conventional 6T SRAM. However, their analysis was limited to single technique implementation without exploring hybrid combinations. The principal challenge with pure sleep transistor techniques is data loss during power-down, necessitating additional retention mechanisms for volatile memory applications.

2.2 Dynamic Threshold MOSFET (DTMOS) Approaches

DTMOS, introduced by Assaderaghi et al., achieves dynamic V_{th} modulation by connecting gate and body terminals, exploiting body-bias effect to simultaneously improve drive current (ON-state) and suppress leakage (OFF-state) [6][7].

Lalu et al. [6] compared DTMOS and Sleep Transistor configurations in 7T SRAM cells, demonstrating that DTMOS provides superior energy-delay product compared to conventional designs. Their work established theoretical foundations for hybrid techniques but lacked comprehensive multi-configuration comparison.

Raghav and Bansal [7] analyzed power-efficient 6T SRAM with various performance measurements, emphasizing importance of subthreshold operation for battery-powered devices. They achieved 36.2% static power reduction using Forced Stack technique. DTMOS offers the advantage of data retention during low-power mode, unlike sleep transistor approaches requiring external retention circuitry.

2.3 Transistor Stacking and Stack Effect

Transistor stacking reduces leakage by placing multiple devices in series, creating negative gate-source voltage (V_{GS}) and positive drain-source voltage (V_{DS}) at intermediate nodes when all transistors are OFF [3][5]. Rajashekhar et al.

[3] presented Stack ONOFIC technique showing lower delay compared to conventional LECTOR while maintaining comparable power savings. Yadav et al. [5] demonstrated effectiveness of Sleepy Stack at 45nm node, though their analysis focused on 6T configurations.

The stack effect magnitude depends on transistor count in series, with diminishing returns beyond three stacked devices. State-dependency is critical—maximum benefit occurs when all series transistors are simultaneously OFF, while partially-conducting stacks exhibit reduced effectiveness.

2.4 Advanced Technology and FinFET Implementations

Recent research has explored power reduction techniques in advanced technology nodes. Meenakshi et al. [8] investigated 7T SRAM design using 7nm FinFET technology, achieving 9.20% read power reduction and 32.46% leakage reduction compared to conventional 6T designs. Anand et al. [9] proposed highly stable subthreshold single-ended 7T SRAM demonstrating 3.28× improvement in read static noise margin (RSNM) and 2.71× enhancement in access time at 350mV supply voltage.

These studies validate effectiveness of low-power techniques across technology generations, suggesting that circuit-level optimizations complement process-level improvements. However, comprehensive comparative analysis of hybrid technique combinations at intermediate technology nodes (90nm) with detailed power-performance trade-off characterization remains an open research question.

2.5 Research Gap and Positioning

While prior work has thoroughly investigated individual techniques, systematic exploration of hybrid combinations—particularly DTMOS with Sleep Transistor and Stack with Sleep configurations—in 7T SRAM cells at 90nm node is conspicuously absent. Furthermore, most studies evaluate limited metrics (typically power or delay alone), lacking holistic assessment using complementary measures like PDP and EDP. This work fills these gaps through comprehensive multi-configuration, multi-metric comparative analysis, providing practical design guidelines for technique selection based on application-specific requirements. Recent parallel work at our institution has explored similar configurations, confirming reproducibility of 90nm PTM simulation results. Our investigation uniquely contributes Pareto-optimal identification and application-specific design guidelines.

3. METHODOLOGY

This section describes the simulation framework, technology parameters, and performance metrics employed for comprehensive evaluation of the five 7T SRAM configurations.

3.1 Simulation Environment and Technology Parameters

All SRAM cell designs were implemented and simulated using the following specifications:

Technology Node: 90nm Predictive Technology Model (PTM) version 2.1 from Arizona State University [11]

Simulation Platform: LTSpice XVII (Linear Technology Corporation)

MOSFET Models: Industry-standard BSIM4 compact models incorporating short-channel effects, velocity saturation, and subthreshold behavior

Supply Voltage (V_{DD}): 300mV (subthreshold operation regime)

Temperature: 27°C (300K) nominal conditions

Simulation Method: Transient analysis with 1fs timestep resolution

The 90nm PTM provides physics-based transistor models calibrated against silicon measurements, accurately capturing drain-induced barrier lowering (DIBL), channel-length modulation, gate-induced drain leakage (GIDL), and subthreshold swing characteristics. Subthreshold operation at 300mV supply voltage—approximately $3V_{th}$ for PTM NMOS—was deliberately chosen to maximize leakage power contribution and evaluate technique effectiveness in ultra-low-power regime relevant to IoT and wearable applications.

Transistor sizing followed conventional SRAM design practices: PMOS pull-up transistors were sized $2\times$ wider than

NMOS pull-down devices to balance rise/fall times; access transistors were minimally sized to minimize bitline loading;

additional control transistors (sleep, stack) were sized to limit series resistance penalty. All dimensions are provided in the detailed circuit descriptions (Section 4).

3.2 Performance Metrics

Four complementary performance metrics were evaluated to provide holistic characterization:

Power Dissipation (P): Total average power consumption measured during complete read-write cycle including standby periods. Power comprises dynamic and static components:

$$P_{total} = P_{dynamic} + P_{static} = \alpha C_L V_D^2 f + I_{leak} V_{DD}$$

where α is switching activity factor, C_L is load capacitance, f is operating frequency, and I_{leak} is total leakage current. At 300mV supply in subthreshold regime, static power dominates ($P_{static} \gg P_{dynamic}$), making leakage reduction paramount.

Propagation Delay (t_{pd}): Signal propagation time through SRAM cell during read operation, measured from 50% transition of Word Line (WL) to 50% transition of Bit Line (BL) discharge:

$$t_{pd} = \frac{C_{BL} \Delta V_{BL}}{I_{discharge}}$$

where C_{BL} is bitline capacitance, ΔV_{BL} is voltage swing, and $I_{discharge}$ is discharge current. Delay directly impacts maximum operating frequency and read access time.

Power Delay Product (PDP): Energy consumed per operation, combining power and speed:

$$PDP = P_{avg} \times t_{pd} \quad [\text{Joules}]$$

Lower PDP indicates superior energy efficiency per access operation, critical for energy-constrained battery-powered systems. PDP serves as first-order metric for comparing energy-efficient designs.

Energy Delay Product (EDP): Comprehensive metric emphasizing both energy and performance:

$$EDP = P_{avg} \times t_{pd}^2 = PDP \times t_{pd} \quad [\text{J} \cdot \text{s}]$$

EDP quadratically penalizes delay, favoring designs achieving low energy consumption without excessive performance degradation. This metric identifies truly optimal configurations balancing power and speed, particularly relevant for performance-aware low-power systems.

3.3 Simulation Methodology

Each configuration underwent standardized test sequence: (i) initialization with stored logic-0 and logic-1 states; (ii) read operations at both stored states measuring bitline discharge characteristics; (iii) write operations measuring worst-case write time; (iv) standby power measurement with all control signals inactive. Power was measured by integrating instantaneous V_{DD} current over complete cycle. Delay measurements employed 50% threshold crossings. All simulations were repeated 10 times with varying initial conditions to ensure statistical validity; reported values represent arithmetic means with less than 2% standard deviation.

4. CIRCUIT DESIGN AND ANALYSIS

This section presents detailed transistor-level designs of all five 7T SRAM configurations with circuit-level analysis.

4.1 Basic 7T SRAM Cell

The baseline 7T SRAM cell extends conventional 6T architecture by incorporating an additional NMOS transistor (M7) in the ground path, as illustrated in Fig. 1. The cell comprises: (i) cross-coupled inverter pair (M1–M4) forming bistable storage element; (ii) two access transistors (M5–M6) controlled by Word Line (WL); and (iii) ground control transistor (M7) enabling enhanced read stability.




Figure 1: Basic 7T SRAM cell schematic showing cross-coupled inverter latch, access transistors (M5, M6), and ground control transistor (M7) for improved read stability. Transistor sizing: PMOS W/L = 180nm/90nm, NMOS W/L = 90nm/90nm.

Operation: During read, WL=HIGH activates access transistors, connecting storage nodes (Q, QB) to precharged bitlines (BL, BLB). Differential voltage develops based on stored data. Ground transistor M7=ON provides discharge path. During write, data is forced through access transistors overcoming storage latch feedback. In standby, WL=LOW isolates cell; M7=ON maintains ground connection. The 7T architecture exhibits improved Read Static Noise Margin (RSNM) compared to 6T due to isolated read path through M7, reducing read disturb probability.

Leakage Mechanisms: Primary leakage paths include: (i) subthreshold leakage through OFF transistors (M1–M7);

(ii) gate oxide tunneling leakage through thin gate oxide; (iii) junction reverse-bias leakage at source/drain regions. At 300mV supply, subthreshold leakage dominates, governed by:

$$I_{sub} = I_0 e^{\frac{V_{GS} - V_{th}}{nVT}} \left(1 - e^{-\frac{V_{DS}}{VT}} \right)$$

© 2025, IRIET | Impact Factor value: 8.315 | ISO 9001:2008 Certified Journal | Page 671




Figure 3: 7T SRAM with DTMOS technique showing gate-body connections in PMOS transistors (M1, M3) for dynamic threshold voltage modulation. Body bias automatically tracks gate voltage without external control.

Operation: When PMOS gate is LOW (transistor ON), body is also LOW, creating forward body bias that reduces V_{th} by body effect coefficient γ , increasing I_{ON} and improving performance. When gate is HIGH (transistor OFF), body is HIGH, eliminating body bias and restoring higher V_{th} , suppressing I_{OFF} leakage. Threshold modulation follows:

$$V_{th} = V_{th0} + \gamma \sqrt{|2\phi_F - V_{BS}|} - \sqrt{|2\phi_F|}$$

where γ is body effect coefficient, ϕ_F is Fermi potential, and V_{BS} is body-source voltage.

Advantages: Simultaneous performance enhancement and leakage reduction; data retention preserved; no control signals required. **Disadvantages:** Requires isolated wells (triple-well process); latch-up risk if improperly implemented; forward body bias increases junction capacitance.

4.4 Transistor Stacking

Stacking technique series-connects multiple transistors between supply rails to exploit stack effect for leakage suppression, shown in Fig. 4. Each inverter pull-down network comprises two stacked NMOS devices (M2A–M2B, M4A–M4B).




Figure 4: 7T SRAM with Transistor Stacking showing series-connected NMOS pairs in pull-down paths. Intermediate nodes (X, Y) float to voltage between rails when stack is OFF, reducing leakage through stack effect.

Operation: When both stacked transistors are OFF, intermediate node (X) floats to positive potential (approximately 0.15V at 300mV V_{DD}), creating: (i) negative V_{GS} for lower transistor (gate at GND, source at 0.15V), further increasing effective V_{th} ; (ii) positive V_{DS} and negative V_{GS} for upper transistor, doubly suppressing leakage. Combined effect reduces stack leakage by approximately 10× compared to single transistor.

The stack effect magnitude depends on transistor parameters and applied voltages. For ideal stacking with N series devices:

$$I_{stack} \approx \frac{I_{single}}{N^2}$$

Advantages: Significant leakage reduction without control signals; data retention maintained; compatible with standard CMOS. **Disadvantages:** Performance degradation due to series resistance; area overhead from doubled transistors; effectiveness varies with switching activity (state-dependent leakage).

4.5 DTMOS with Sleep Transistor (Hybrid-1)

This hybrid configuration synergistically combines DTMOS and Sleep Transistor, achieving benefits of both techniques, as illustrated in Fig. 5. PMOS devices employ gate-body connections (DTMOS) while high- V_{th} sleep transistor provides power gating capability.




Figure 5: Hybrid Configuration-1: DT MOS with Sleep Transistor combining dynamic threshold modulation and power gating for optimal power-performance balance. Sleep transistor (M SLEEP) enables aggressive power-down while DT- MOS maintains performance during active mode.

Operation: Active mode (SLEEP=LOW): Sleep transistor ON, DT MOS dynamically modulates V_{th} , providing low delay with reduced active leakage compared to basic 7T. Standby mode (SLEEP=HIGH): Sleep transistor disconnects supply, eliminating leakage through both DT MOS devices and conventional transistors. This dual-mechanism approach achieves: (i) approximately 40% active mode leakage reduction via DT MOS; (ii) approximately 99% standby leakage elimination via sleep transistor.

Advantages: Superior energy efficiency (best PDP/EDP) from complementary mechanisms; high performance maintained via DT MOS low- V_{th} in active mode; near-zero standby power. **Disadvantages:** Requires triple-well process and sleep control signal; data loss during power-down; slightly increased active power from body bias capacitance.

4.6 Stack with Sleep Transistor (Hybrid-2)

This configuration combines stacking in pull-down networks with sleep transistor power gating for maximum leakage suppression, shown in Fig. 6. Two NMOS devices are series-connected in each inverter pull-down while high- V_{th} sleep transistor provides supply disconnection.




Figure 6: Hybrid Configuration-2: Transistor Stacking with Sleep Transistor providing maximum power savings through dual-mechanism leakage suppression. Suitable for ultra-low-power applications tolerating increased delay.

Operation: Active mode: Sleep transistor ON, stacked pull-down provides moderate leakage reduction via stack effect. Standby mode: Sleep transistor disconnects supply, stacked transistors remain OFF, providing triple-barrier leakage suppression. This achieves maximum power reduction at cost of increased delay from series resistance.

Advantages: Maximum power reduction (70.4%) among all configurations; robust leakage suppression through multiple mechanisms; data retention during stack-only operation. **Disadvantages:** Highest propagation delay penalty (12.31ps) from series resistance; area overhead from doubled transistors; requires sleep control signal.

5. SIMULATION RESULTS AND COMPARATIVE ANALYSIS

This section presents comprehensive simulation results for all five configurations with detailed comparative analysis across multiple performance dimensions.

5.1 Performance Summary

Table 1 summarizes key performance metrics for all configurations. Results demonstrate substantial variation in power-performance trade-offs, validating distinct operational regimes for different techniques.

Table -1: Comprehensive Performance Comparison of 7T SRAM Configurations (90nm PTM, 300mV V_{DD} , 27°C)

Configuration	Power (pW)	Delay (ps)	PDP (fJ)	EDP (aJ·s)	ΔP (%)
Basic 7T SRAM	914.38	32.92	30.11	991.2	–
Sleep Transistor	571.08	8.23	4.70	38.7	-37.5
DTMOS	521.27	5.48	2.86	15.7	-43.0
Transistor Stacking	332.32	36.93	12.27	45.3	-63.7
DTMOS + Sleep	333.83	3.84	1.28	4.9	-63.5
Stack + Sleep	270.72	12.31	3.33	4.10	-70.4

ΔP : Power reduction relative to basic 7T

5.2 Power Dissipation Analysis

Power measurements (Fig. 7) reveal clear performance hierarchy. Basic 7T SRAM exhibits highest power (914.38pW), serving as baseline. At 300mV subthreshold operation, 87% of power is static leakage, validating focus on leakage reduction techniques.




Figure 7: Power dissipation comparison across five 7T SRAM configurations. Hybrid techniques (DTMOs+Sleep, Stack+Sleep) achieve 63–70% power reduction. Error bars represent $\pm 2\%$ measurement uncertainty.

Individual Techniques demonstrate moderate improvements: Sleep Transistor achieves 37.5% reduction (571.08pW) through standby power gating; DTMOs provides 43.0% reduction (521.27pW) via dynamic V_{th} modulation offering best performance among single-technique approaches. Transistor Stacking paradoxically shows 63.7% reduction (332.32pW) rivaling hybrid techniques, attributed to strong stack effect at 300mV supply where OFF-state dominates.

Hybrid Techniques deliver superior results: DTMOs+Sleep achieves 63.5% reduction (333.83pW) through complementary mechanisms—DTMOs reduces active leakage while sleep transistor eliminates standby leakage. Stack+Sleep provides maximum 70.4% reduction (270.72pW), benefiting from both stack effect during active mode and complete cutoff during standby. The 6.9% advantage over DTMOs+Sleep comes at cost of 220% delay penalty.

Statistical significance analysis (t-test, p less than 0.01) confirms all hybrid configurations exhibit statistically significant power reduction versus baseline and individual techniques, validating effectiveness of combination approaches.

5.3 Delay Analysis

Propagation delay results exhibit inverse relationship with power savings. Basic 7T shows 32.92ps delay, dominated by weak subthreshold drive current ($I_D \sim 10\text{nA}$ at 300mV). Sleep Transistor improves to 8.23ps (75% reduction) due to reduced capacitive loading when sleep transistor is ON. DTMOs achieves excellent 5.48ps (83% reduction) via body-bias-enhanced drive current during switching.

DTMOs+Sleep demonstrates best delay (3.84ps, 88% improvement), combining DTMOs's low dynamic V_{th} with minimal sleep transistor resistance when properly sized. This represents Pareto-optimal point balancing power and speed. Stacking Configurations suffer delay penalty: Transistor Stacking alone shows 36.93ps (12% degradation) from doubled series resistance halving effective I_D . Stack+Sleep exhibits 12.31ps, improved from pure stacking but 221% worse than

DTMOS+Sleep, confirming series resistance as fundamental limitation.

Delay analysis reveals asymmetry: power reduction techniques primarily target leakage (OFF-state), while delay depends on drive current (ON-state). DTMOS uniquely improves both by modulating V_{th} dynamically, explaining its superior PDP/EDP.

5.4 Energy Efficiency Metrics

PDP and EDP provide holistic energy efficiency assessment:

Power Delay Product: DTMOS+Sleep achieves best PDP (1.28fJ), representing 95.7% reduction versus basic 7T (30.11fJ). This translates to 23.5× improvement in energy-per-operation. Stack+Sleep shows 3.33fJ (89.0% reduction), competitive but inferior due to delay penalty. Among individual techniques, DTMOS leads (2.86fJ), demonstrating balanced power-delay characteristics.

Energy Delay Product: DTMOS+Sleep dominates with 4.9aJ·s (99.5% reduction, 204× improvement), confirming optimal energy efficiency. Stack+Sleep achieves 4.10aJ·s (99.6% reduction), actually slightly superior to DTMOS+Sleep in this metric due to lower absolute power despite higher delay. Both hybrid configurations exhibit 2–3 orders of magnitude EDP improvement, validating them as Pareto-optimal solutions.

Normalized EDP (relative to basic 7T) clearly distinguishes performance tiers: basic (1.00) greater than individual techniques (0.016–0.046) greater than hybrid techniques (0.004–0.005), quantifying approximately 10× improvement from individual to hybrid approaches.

5.5 Power-Delay Trade-off and Pareto Optimality

Power-delay trade-space (Fig. 8) reveals Pareto-optimal frontier comprising DTMOS+Sleep and Stack+Sleep. These configurations are non-dominated—no other design simultaneously improves both power and delay.




Figure 8: Power-delay trade-off space showing Pareto-optimal frontier. DTMOS+Sleep and Stack+Sleep configurations dominate, offering superior power-performance balance. Lower-left region represents optimal designs.

The figure delineates three operational regimes:

High-Performance Region: DTMOS and DTMOS+Sleep offer minimal delay (less than 6ps) at moderate-to-low power, suitable for cache memories requiring fast access.

Balanced Region: DTMOS+Sleep occupies optimal balanced point, suitable for most applications (mobile SoCs, embedded systems) requiring both low power and acceptable speed.

Ultra-Low-Power Region: Stack+Sleep provides maximum power savings, suitable for IoT sensor nodes and wearables where speed is secondary to battery life.

Notably, basic 7T and pure stacking lie far from Pareto frontier, demonstrating suboptimality. Sleep transistor alone shows interesting trade-off: moderate power reduction with good speed, but dominated by DTMOS.

5.6 Application-Specific Design Guidelines

Based on quantitative analysis, we establish selection criteria:

DTMOS + Sleep Transistor (Recommended for Most Applications):

Use When: Balanced power-performance required; moderate speed critical (t_{access} less than 5ps); battery life important but not extreme.

Applications: Smartphone caches, tablet memory, smartwatch SoCs, mid-range IoT devices.

Benefits: Best PDP (1.28fJ), excellent EDP (4.9aJ·s), minimal delay (3.84ps).

Constraints: Requires triple-well process; data loss during deep sleep.

Stack + Sleep Transistor (Ultra-Low-Power Specialist):

Use When: Maximum power savings paramount; speed secondary; duty-cycled operation.

Applications: Wireless sensor networks, environmental monitors, implantable medical devices, energy-harvesting systems.

Benefits: Maximum power reduction (70.4%), excellent EDP (4.10aJ·s).

Constraints: 221% delay penalty versus DTMOS+Sleep; area overhead from stacking.

DTMOS Alone (Data Retention Priority):

Use When: Data retention essential; no deep sleep mode; fast access required. **Applications:** Always-on systems, real-time controllers, safety-critical embedded systems. **Benefits:** 43% power reduction, excellent delay (5.48ps), data always retained.

Constraints: Higher standby power than hybrid approaches.

Sleep Transistor Alone (Cost-Optimized):

Use When: Standard CMOS process required (no triple-well); simple control; data retention not critical.

Applications: Consumer electronics, cost-sensitive IoT, commodity devices.

Benefits: Simple implementation, 37.5% power reduction, good delay.

Constraints: Inferior to DTMOS in all metrics except process compatibility.

5.7 Comparison with State-of-the-Art

This work compares favorably with recent literature. Our DTMOS+Sleep configuration demonstrates competitive or superior performance metrics despite using mature 90nm technology, validating circuit-level optimization effectiveness. Mittal [1] achieved 45% reduction with Sleepy Keeper at 90nm, while our hybrid approaches exceed 63%, demonstrating 40% additional power savings. Advanced nodes (7nm [8]) show lower absolute power but smaller percentage reductions, suggesting diminishing returns from process scaling alone—circuit-level techniques remain crucial. Our comprehensive multi-configuration, multi-metric analysis provides broader design space coverage than prior single-technique studies.

6. CONCLUSION

This paper presented comprehensive comparative analysis of power reduction techniques for 7T SRAM cells, investigating five configurations through systematic circuit-level design and simulation at 90nm technology node. Employing industry-standard PTM models and operating at 300mV subthreshold voltage, extensive performance evaluation encompassed power dissipation, propagation delay, PDP, and EDP metrics.

Key Findings:

Hybrid Superiority: Combination techniques significantly outperform individual approaches. DTMOS+Sleep achieves 63.5% power reduction with minimal 3.84ps delay, delivering best-in-class PDP (1.28fJ) and EDP (4.9aJ.s)—95.7% and 99.5% improvements respectively versus baseline. Stack+Sleep provides maximum 70.4% power savings suitable for ultra-low-power applications tolerating 12.31ps delay.

Pareto Optimality: DTMOS+Sleep and Stack+Sleep constitute Pareto-optimal frontier, offering non-dominated trade-offs. No other configuration simultaneously improves both power and delay, establishing these as optimal choices for their respective application domains.

Quantitative Benchmarking: Comprehensive metrics enable informed design decisions: DTMOS+Sleep ideal for balanced applications (mobile, IoT); Stack+Sleep for ultra-low-power (sensors, wearables); DTMOS alone for retention-critical systems.

Design Guidelines: Application-specific selection criteria established based on power-performance requirements, process constraints, and operational modes, providing practical framework for SRAM designers.

State-of-Art Advancement: Demonstrated superior performance versus recent literature, achieving 40% additional power reduction at comparable or better delay compared to contemporary 90nm designs.

Contributions to Knowledge: This work advances SRAM design methodology through: (i) first comprehensive multi-configuration comparison of DTMOS, sleep transistor, and stacking combinations in 7T cells; (ii) multi-metric holistic evaluation beyond single-criterion optimization; (iii) identification of Pareto-optimal configurations with quantified trade-offs; (iv) practical design guidelines linking technique selection to application requirements; (v) validation that circuit-level optimization complements process scaling, remaining effective at mature technology nodes.

Practical Impact: Results directly inform low-power SRAM design for battery-operated systems. The 63.5–70.4% power reductions translate to 2.7–3.4× battery life extension in memory-dominated applications, significantly impacting mobile devices, IoT sensors, and wearable electronics.

Future Directions: Ongoing work addresses identified limitations through: (i) PVT variation analysis quantifying yield and robustness; (ii) array-level implementation including peripheral circuitry; (iii) advanced technology node extension (45nm, 32nm, FinFET); (iv) read/write stability characterization; (v) three-way hybrid techniques exploration;

(vi) experimental silicon validation. These extensions will strengthen design guidelines and broaden applicability to next-generation ultra-low-power memories.

In conclusion, this comprehensive study establishes hybrid power reduction techniques—particularly DTMOS with Sleep Transistor—as optimal approach for 7T SRAM cells requiring balanced power-performance characteristics, providing quantified evidence and practical design framework for low-power memory system architects.

ACKNOWLEDGEMENT

The authors gratefully acknowledge the School of VLSI Design and Embedded Systems, National Institute of Technology Kurukshetra, for providing research facilities, simulation tools, and technical support. We thank the PTM development team at Arizona State University for making predictive technology models publicly available. This research was supported by the Department of Electronics and Communication Engineering, NIT Kurukshetra.

REFERENCES

- [1] D. Mittal, "SRAM Cell Leakage Reduction Methodologies for Low Leakage Cache Memories," in *Proc. 14th Int. Conf. Computing Communication and Networking Technologies (ICCCNT)*, Delhi, India, Jul. 2023, pp. 1–5.
- [2] S. Selvan and M. Bharathi, "A Literature Review: Different Leakage Reduction Techniques for CMOS Circuits," in *Proc. Int. Conf. Advancements in Electrical, Electronics, Communication, Computing and Automation (ICAECA)*, Coimbatore, India, Oct. 2021, pp. 1–6.
- [3] M. Rajashekhar, G. A. Kumar, and M. N. Shanmukha Swamy, "Leakage Power Reduction Using Stack ONOFIC Approach," in *Proc. Int. Conf. Emerging Research in Electronics, Computer Science and Technology (ICERECT)*, Mandya, India, Dec. 2015, pp. 249–254.
- [4] S. Kumar and T. Sharma, "Low-Power 7T SRAM Cell Using Sleepy Stack Technique," *Int. J. Engineering Research and Technology*, vol. 3, no. 5, pp. 1234–1238, May 2014.
- [5] N. Yadav, D. Yadav, and S. Yadav, "Low Power 6T SRAM Cell with Sleepy Stack Technique," in *Proc. Int. Conf. Signal Processing and Communication Engineering Systems*, Guntur, India, Jan. 2015, pp. 452–456.
- [6] K. Lalu, A. Waheed, and J. Mekie, "Comparative Analysis of DTMOS and Sleep Transistor Based 7T SRAM Cell," *J. Low Power Electronics*, vol. 12, no. 3, pp. 287–295, Sep. 2016.
- [7] N. Raghav and M. Bansal, "Analysis of Power Efficient 6-T SRAM Cell with Performance Measurements," *Int. J. Engineering and Advanced Technology*, vol. 8, no. 4, pp. 1245–1250, Apr. 2019.
- [8] K. Meenakshi, G. H. Krishna, M. A. Rahman, and G. K. M. Tanmayi, "Enhanced Performance SRAM Design Using 7nm FinFET Technology: Optimization of Propagation Delay and Power Consumption," in *Proc. Int. Conf. VLSI Systems*, Hyderabad, India, Jun. 2023, pp. 78–83.
- [9] N. Anand, C. Roy, and A. Islam, "Highly Stable Subthreshold Single-Ended 7T SRAM Cell," in *Proc. IEEE Int. Conf. VLSI Design and Test*, Ahmedabad, India, Jun. 2016, pp. 1–5.
- [10] D. Mittal, "6T SRAM Cell Based Various Spillage Reduction Techniques for Low Power Applications," *Int. J. VLSI Design and Communication Systems*, vol. 5, no. 2, pp. 45–58, Mar. 2024.
- [11] Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*, 2nd ed. Cambridge, UK: Cambridge University Press, 2009.

BIOGRAPHIES

Nikhil Saini received his B.Tech degree in Electronics and Communication Engineering and is currently pursuing M.Tech in Embedded System Design at National Institute of Technology, Kurukshetra. His research interests include low-power VLSI design, memory architecture, and embedded systems.

Naman Garg is pursuing B.Tech in Electronics and Communication Engineering at National Institute of Technology, Kurukshetra. His research interests include digital circuit design, VLSI systems, and low-power design techniques.

Dr. N.P. Singh is an Associate Professor in the Electronics and Communication Engineering Department at National Institute of Technology, Kurukshetra. He received his Ph.D. in VLSI Design. His research interests include low-power circuit design, memory systems, and digital integrated circuits.